

---

# Metodologie di Progettazione Hardware-Software


## Advanced Pipelining and Instruction-Level Parallelism

### ILP

---

#### ■ Instruction-level Parallelism (ILP)


→ Potential overlap among instructions



## Basic Pipeline Scheduling

- To avoid a pipeline stall, a dependent instruction must be separated from the source instruction by a distance in clock cycles equal to the pipeline latency of that source instruction

Instruction producing result	Instruction using result	Latency in clock cycles
FP ALU op	Another FP ALU op	3
FP ALU op	Store double	2
Load double	FP ALU op	1
Load double	Store double	0




Metodologie di Progettazione Hardware/Software – LS Ing. Informatica

3

## Basic Pipeline Scheduling


```
double x[1000];
...
for (i=1; i<=1000; i++)
    x[i] = x[i] + s;
```



Metodologie di Progettazione Hardware/Software – LS Ing. Informatica

4


## Basic Pipeline Scheduling



Metodologie di Progettazione Hardware/Software – LS Ing. Informatica

5

## Loop Unrolling



- We complete one loop iteration in 6 clock cycles, but the actual work of operating on the array element takes just 3 (the load, add, and store) of those 6 clock!
  - The remaining 3 clock cycles consist of loop overhead
- Since this loop will be executed many times, we can **amortize the overhead over several iterations**
  - **Loop Unrolling**

Metodologie di Progettazione Hardware/Software – LS Ing. Informatica

6

## Loop Unrolling

- Loop Unroll so that there are 4 copies of the loop body (let's assume the number of loop iterations is a multiple of 4)

Loop:

```

ld    f0, 0(r1)      ← 1 stall
addd  f4, f0, f2     ← 2 stalls
sd    0(r1), f4
ld    f6, -8(r1)     ← 1 stall
addd  f8, f6, f2     ← 2 stalls
sd    -8(r1), f8
ld    f10, -16(r1)  ← 1 stall
addd  f12, f10, f2  ← 2 stalls
sd    -16(r1), f12
ld    f14, -24(r1) ← 1 stall
addd  f16, f14, f2  ← 2 stalls
sd    -24(r1), f16
subi  r1, r1, 32     ← 1 stall
bnez  r1, Loop      ← 1 stall
    
```

14 stalls + 14 instructions = 28 clock cycles per iteration



- Although this unrolled version is currently slower than the scheduled version of the original loop (7 cycles/element vs. 6 cycles/element), this will change when we schedule the unrolled loop

- Loop unrolled is normally done early in the compilation process

## Loop Unrolling

- Unrolled loop after it has been scheduled on DLX

Loop:

```

ld    f0, 0(r1)
ld    f6, -8(r1)
ld    f10, -16(r1)
ld    f14, -24(r1)
addd  f4, f0, f2
addd  f8, f6, f2
addd  f12, f10, f2
addd  f16, f14, f2
sd    0(r1), f4
sd    -8(r1), f8
subi  r1, r1, 32
sd    16(r1), f12
bnez  r1, Loop
sd    8(r1), f16
    
```

0 stalls → 14 clock cycles per iteration (3.5 cycles/element)

	Clock cycles per iteration	Clock cycles per element
Original	10	10,0
Basic pipeline scheduling	6	6,0
Loop Unrolling	28	7,0
Loop Unrolling scheduled	14	3,5

## Overcoming Data Hazards with Dynamic Scheduling

### ■ Forwarding Logic

- Reduces the effective pipeline latency so that certain dependences do not result in hazards
- If there is a data dependence that cannot be hidden, then the hazard detection hw stalls the pipeline

### ■ Compiler Techniques (*Static Scheduling*)

- Scheduling the instructions so as to separate dependent instructions and minimize the number of actual hazard and resultant stalls


### ■ Dynamic Scheduling

- The hw rearranges the instruction execution to reduce the stalls
  - ✓ It enable handling some cases when dependences are unknown at compile time (memory references)
  - ✓ Simplifies the compiler
  - ✓ Code portability

## Dynamic Scheduling: The Idea

### ■ **Major limitation:** In-order instruction issue

- If an instruction is stalled in the pipeline, no later instructions can proceed
- If there are multiple functional units, these units could lie idle



**divd f0, f2, f4**

**add f10, f0, f8**

**subd f12, f8, f14**

• The **subd** cannot execute because the dependence of **addd** on **divd** causes the pipeline stall

• **subd** is not data dependent on anything in the pipeline

• This is a performance limitation that can be eliminated by **not requiring instructions to execute in order**

## Dynamic Scheduling: The Idea

- Dynamic instruction scheduling attempts to exploit ILP by allowing instructions to execute as early as possible when
  - There is an available functional unit
    - ✓ To avoid structural hazards and WAW hazards
  - Source operands are available
    - ✓ To avoid RAW hazards
  - To write results when destination registers are no longer needed
    - ✓ To avoid WAR hazards

```
divd  f0, f2, f4
addd  f10, f0, f8
subd  f8, f8, f14
```

WAR hazard

```
divd  f0, f2, f4
addd  f10, f0, f8
subd  f10, f8, f14
```


WAW hazard

## Dynamic Scheduling with a Scoreboard

- Out-of-order execution divides ID stage
  1. **Issue**—decode instructions, check for structural hazards
  2. **Read operands**—wait until no data hazards, then read operands
- Scoreboards date to CDC 6600 in 1963
- Instructions execute whenever not dependent on previous instructions and no hazards
- CDC 6600: In order issue, out-of-order execution, out-of-order commit (or completion)
  - No forwarding!

## Dynamic Scheduling with a Scoreboard

- The idea of a scoreboard is to keep track of the status of instructions, functional units and registers



## Scoreboard Implications

- Out-of-order completion → WAR, WAW hazards?

```
divd    f0, f2, f4
add     f10, f0, f8
subd   f8, f8, f14
```

- Solutions for WAR:

- Stall writeback until registers have been read
- Read registers only during Read Operands stage

```
divd    f0, f2, f4
add     f10, f0, f8
subd   f10, f8, f14
```

- Solution for WAW:

- Detect hazard and stall issue of new instruction until other instruction completes

- No register renaming!
- Need to have multiple instructions in execution phase → multiple execution units or pipelined execution units
- Scoreboard keeps track of dependencies between instructions that have already issued
- Scoreboard replaces ID, EX, WB with 4 stages

## Four Stages of Scoreboard Control

---

- **Issue**—decode instructions & check for structural hazards (ID1)
  - Instructions issued in program order (for hazard checking)
  - Don't issue if **structural hazard**
  - Don't issue if instruction is **output dependent** on any previously issued but uncompleted instruction (no WAW hazards)
- **Read operands**—wait until no data hazards, then read operands (ID2)
  - All real dependencies (RAW hazards) resolved in this stage, since we wait for instructions to write back data
  - **No forwarding of data** in this model!

## Four Stages of Scoreboard Control

---

- **Execution**—operate on operands (EX)
  - The functional unit begins execution upon receiving operands
  - When the result is ready, it notifies the scoreboard that it has completed execution
- **Write result**—finish execution (WB)
  - Stall until no WAR hazards with previous instructions:

Example:

<b>DIVD</b>	<b>F0, F2, F4</b>
<b>ADDD</b>	<b>F10, F0, F8</b>
<b>SUBD</b>	<b>F8, F8, F14</b>

CDC 6600 scoreboard would stall SUBD until ADDD reads operands



## CDC 6600 Scoreboard

---

- Speedup 1.7 from compiler; 2.5 by hand  
BUT slow memory (no cache) limits benefit
- Limitations of 6600 scoreboard:
  - No forwarding hardware
  - Limited to instructions in basic block (small *window*)
  - Small number of functional units (structural hazards), especially integer/load store units
  - Do not issue on structural hazards
  - Wait for WAR hazards
  - Prevent WAW hazards

## Three Parts of the Scoreboard

---

- Instruction status  
Which of 4 steps the instruction is in
- Functional unit status
  - Indicates the state of the functional unit (FU). 9 fields for each functional unit
    - ✓ **Busy:** Indicates whether the unit is busy or not
    - ✓ **Op:** Operation to perform in the unit (e.g., + or –)
    - ✓ **Fi:** Destination register
    - ✓ **Fj,Fk:** Source-register numbers
    - ✓ **Qj,Qk:** Functional units producing source registers Fj, Fk
    - ✓ **Rj,Rk:** Flags indicating when Fj, Fk are ready
- Register result status
  - Indicates which functional unit will write each register, if one exists. Blank when no pending instructions will write that register

## Scoreboard Example

### Instruction status:

Instruction	j	k	Read Exec Write		
			Issue	Oper	Comp Result
LD	F6	34+	R2		
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

### Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	No									
Mult2	No									
Add	No									
Divide	No									

### Register result status:

Clock	FU										
	F0	F2	F4	F6	F8	F10	F12	...	F30		

## Scoreboard Example: Cycle 1

### Instruction status:

Instruction	j	k	Read Exec Write		
			Issue	Oper	Comp Result
LD	F6	34+	R2	1	
LD	F2	45+	R3		
MULTD	F0	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

### Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	Yes	Load	F6			R2				Yes
Mult1	No									
Mult2	No									
Add	No									
Divide	No									

### Register result status:

Clock	FU										
	F0	F2	F4	F6	F8	F10	F12	...	F30		
1				Integer							

## Scoreboard Example: Cycle 2

### Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Read Oper	Exec Comp	Write Result
LD	F6	34+ R2	1	2		
LD	F2	45+ R3				
MULTD	F0	F2 F4				
SUBD	F8	F6 F2				
DIVD	F10	F0 F6				
ADDD	F6	F8 F2				

• Issue 2nd LD?

### Functional unit status:

Time	Name	Busy	Op	dest Fi	S1 Fj	S2 Fk	FU Qj	FU Qk	Fj? Rj	Fk? Rk
Integer		Yes	Load	F6		R2				Yes
Mult1		No								
Mult2		No								
Add		No								
Divide		No								

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
2	FU	Integer								

## Scoreboard Example: Cycle 3

### Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Read Oper	Exec Comp	Write Result
LD	F6	34+ R2	1	2	3	
LD	F2	45+ R3				
MULTD	F0	F2 F4				
SUBD	F8	F6 F2				
DIVD	F10	F0 F6				
ADDD	F6	F8 F2				

• Issue MULT?

### Functional unit status:

Time	Name	Busy	Op	dest Fi	S1 Fj	S2 Fk	FU Qj	FU Qk	Fj? Rj	Fk? Rk
Integer		Yes	Load	F6		R2				No
Mult1		No								
Mult2		No								
Add		No								
Divide		No								

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
3	FU	Integer								

## Scoreboard Example: Cycle 4

### Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Read Oper	Exec Comp	Write Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3				
MULTD	F0	F2 F4				
SUBD	F8	F6 F2				
DIVD	F10	F0 F6				
ADDD	F6	F8 F2				

### Functional unit status:

Time Name	Busy	Op	<i>Pi</i>	<i>Pj</i>	<i>Pk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj?</i>	<i>Rk?</i>
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

### Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
4	FU Integer								

## Scoreboard Example: Cycle 5

### Instruction status:

Instruction	<i>j</i>	<i>k</i>	Issue	Read Oper	Exec Comp	Write Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5			
MULTD	F0	F2 F4				
SUBD	F8	F6 F2				
DIVD	F10	F0 F6				
ADDD	F6	F8 F2				

### Functional unit status:

Time Name	Busy	Op	<i>Pi</i>	<i>Pj</i>	<i>Pk</i>	<i>Qj</i>	<i>Qk</i>	<i>Rj?</i>	<i>Rk?</i>
Integer	Yes	Load	F2		R3				Yes
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

### Register result status:

Clock	<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
5	FU Integer								

## Scoreboard Example: Cycle 6

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6		
MULTD	F0	F2 F4	6			
SUBD	F8	F6 F2				
DIVD	F10	F0 F6				
ADD	F6	F8 F2				

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		Yes	Load	F2			R3				Yes
Mult1		Yes	Mult	F0	F2	F4	Integer			No	Yes
Mult2		No									
Add		No									
Divide		No									

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
6	FU	Mult1	Integer							

## Scoreboard Example: Cycle 7

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	
MULTD	F0	F2 F4	6			
SUBD	F8	F6 F2	7			
DIVD	F10	F0 F6				
ADD	F6	F8 F2				

• Read multiply operands?

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		Yes	Load	F2			R3				No
Mult1		Yes	Mult	F0	F2	F4	Integer			No	Yes
Mult2		No									
Add		Yes	Sub	F8	F6	F2		Integer	Yes	No	
Divide		No									

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
7	FU	Mult1	Integer			Add				

## Scoreboard Example: Cycle 8a

(First half of clock cycle)

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	
MULTD	F0	F2 F4	6			
SUBD	F8	F6 F2	7			
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2				

### Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	Yes	Load	F2			R3				No
Mult1	Yes	Mult	F0	F2	F4	Integer			No	Yes
Mult2	No									
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No	
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

### Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
8		Mult1	Integer			Add	Divide			

Metodologie di Progettazione Hardware/Software – LS Ing. Informatica

27

## Scoreboard Example: Cycle 8b

(First half of clock cycle)

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6			
SUBD	F8	F6 F2	7			
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2				

### Functional unit status:

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	Yes	Mult	F0	F2	F4				Yes	Yes
Mult2	No									
Add	Yes	Sub	F8	F6	F2				Yes	Yes
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

### Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
8		Mult1				Add	Divide			

Metodologie di Progettazione Hardware/Software – LS Ing. Informatica

28

## Scoreboard Example: Cycle 9

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9		
DIVD	F10	F0 F6	8			
ADD	F6	F8 F2				

• Read operands for MULT & SUB? Issue ADD?

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	Integer	No									
10	Mult1	Yes	Mult	F0	F2	F4				Yes	Yes
	Mult2	No									
2	Add	Yes	Sub	F8	F6	F2				Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes

Note → Remaining

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
9	FU	Mult1				Add	Divide			

## Scoreboard Example: Cycle 10

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9		
DIVD	F10	F0 F6	8			
ADD	F6	F8 F2				

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	Integer	No									
9	Mult1	Yes	Mult	F0	F2	F4				No	No
	Mult2	No									
1	Add	Yes	Sub	F8	F6	F2				No	No
	Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
10	FU	Mult1				Add	Divide			

## Scoreboard Example: Cycle 11

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2				

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		No									
8	Mult1	Yes	Mult	F0	F2	F4				No	No
	Mult2	No									
0	Add	Yes	Sub	F8	F6	F2				No	No
	Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
11	FU	Mult1				Add	Divide			

## Scoreboard Example: Cycle 12

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2				

• Read operands for DIVD?

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		No									
7	Mult1	Yes	Mult	F0	F2	F4				No	No
	Mult2	No									
	Add	No									
	Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
12	FU	Mult1					Divide			



## Scoreboard Example: Cycle 13

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2	13			

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		No									
6	Mult1	Yes	Mult	F0	F2	F4				No	No
	Mult2	No									
	Add	Yes	Add	F6	F8	F2				Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
13	FU	Mult1			Add		Divide			

## Scoreboard Example: Cycle 14

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADDD	F6	F8 F2	13	14		

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		No									
5	Mult1	Yes	Mult	F0	F2	F4				No	No
	Mult2	No									
2	Add	Yes	Add	F6	F8	F2				Yes	Yes
	Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
14	FU	Mult1			Add		Divide			

## Scoreboard Example: Cycle 15

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADD	F6	F8 F2	13	14		

### Functional unit status:

Time	Name	Busy	Op	dest			FU	FU	Fj?	Fk?
				Fi	Fj	Fk				
	Integer	No								
4	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
1	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
15		Mult1			Add		Divide			

## Scoreboard Example: Cycle 16

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9		
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADD	F6	F8 F2	13	14	16	

### Functional unit status:

Time	Name	Busy	Op	dest			FU	FU	Fj?	Fk?
				Fi	Fj	Fk				
	Integer	No								
3	Mult1	Yes	Mult	F0	F2	F4			No	No
	Mult2	No								
0	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

### Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
16		Mult1			Add		Divide			

## Scoreboard Example: Cycle 17

### Instruction status:

Instruction	j	k	Read		Exec		Write	
			Issue	Oper	Comp	Result		
LD	F6	34+ R2	1	2	3	4		
LD	F2	45+ R3	5	6	7	8		
MULTD	F0	F2 F4	6	9				
SUBD	F8	F6 F2	7	9	11	12		
DIVD	F10	F0 F6	8					
ADD	F6	F8 F2	13	14	16			

• Why not write result of ADD???

**WAR Hazard!**

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		No									
2	Mult1	Yes	Mult	F0	F2	F4				No	No
	Mult2	No									
	Add	Yes	Add	F6	F8	F2				No	No
	Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
17	FU	Mult1			Add		Divide			

## Scoreboard Example: Cycle 18

### Instruction status:

Instruction	j	k	Read		Exec		Write	
			Issue	Oper	Comp	Result		
LD	F6	34+ R2	1	2	3	4		
LD	F2	45+ R3	5	6	7	8		
MULTD	F0	F2 F4	6	9				
SUBD	F8	F6 F2	7	9	11	12		
DIVD	F10	F0 F6	8					
ADD	F6	F8 F2	13	14	16			

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		No									
1	Mult1	Yes	Mult	F0	F2	F4				No	No
	Mult2	No									
	Add	Yes	Add	F6	F8	F2				No	No
	Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
18	FU	Mult1			Add		Divide			

## Scoreboard Example: Cycle 19

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADD	F6	F8 F2	13	14	16	

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		No									
0	Mult1	Yes	Mult	F0	F2	F4				No	No
	Mult2	No									
	Add	Yes	Add	F6	F8	F2				No	No
	Divide	Yes	Div	F10	F0	F6	Mult1			No	Yes

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
19	FU	Mult1			Add		Divide			

## Scoreboard Example: Cycle 20

### Instruction status:

Instruction	j	k	Read Exec Write			
			Issue	Oper	Comp	Result
LD	F6	34+ R2	1	2	3	4
LD	F2	45+ R3	5	6	7	8
MULTD	F0	F2 F4	6	9	19	20
SUBD	F8	F6 F2	7	9	11	12
DIVD	F10	F0 F6	8			
ADD	F6	F8 F2	13	14	16	

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer		No									
	Mult1	No									
	Mult2	No									
	Add	Yes	Add	F6	F8	F2				No	No
	Divide	Yes	Div	F10	F0	F6				Yes	Yes

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
20	FU				Add		Divide			

## Scoreboard Example: Cycle 21

### Instruction status:

Instruction	j	k	Read		Exec	Write	
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADD	F6	F8	F2	13	14	16	

• WAR Hazard is now gone...

### Functional unit status:

Time	Name	Busy	Op	dest			FU	FU	Fj?	Fk?
				Fi	Fj	Fk				
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	Yes	Add	F6	F8	F2			No	No
	Divide	Yes	Div	F10	F0	F6			Yes	Yes

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
21	FU				Add		Divide			

## Scoreboard Example: Cycle 22

### Instruction status:

Instruction	j	k	Read		Exec	Write	
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21		
ADD	F6	F8	F2	13	14	16	22

### Functional unit status:

Time	Name	Busy	Op	dest			FU	FU	Fj?	Fk?
				Fi	Fj	Fk				
	Integer	No								
	Mult1	No								
	Mult2	No								
	Add	No								
39	Divide	Yes	Div	F10	F0	F6			No	No

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
22	FU						Divide			

## Faster than light computation (skip a couple of cycles)

## Scoreboard Example: Cycle 61

**Instruction status:**

Instruction	<i>j</i>	<i>k</i>	Read Exec Write				
			<i>Issue</i>	<i>Oper</i>	<i>Comp</i>	<i>Result</i>	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	
ADDD	F6	F8	F2	13	14	16	22

**Functional unit status:**

Time Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
			Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
Mult1	No									
Mult2	No									
Add	No									
0 Divide	Yes	Div	F10	F0	F6				No	No

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
61	FU Divide								

## Scoreboard Example: Cycle 62

### Instruction status:

Instruction	j	k	Read		Exec	Write	
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADD	F6	F8	F2	13	14	16	22

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	Integer	No									
	Mult1	No									
	Mult2	No									
	Add	No									
	Divide	No									

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
62	FU									

## Review: Scoreboard Example: Cycle 62

### Instruction status:

Instruction	j	k	Read		Exec	Write	
			Issue	Oper	Comp	Result	
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADD	F6	F8	F2	13	14	16	22

- In-order issue; out-of-order execute & commit

### Functional unit status:

Time	Name	Busy	Op	dest		S1	S2	FU	FU	Fj?	Fk?
				Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	Integer	No									
	Mult1	No									
	Mult2	No									
	Add	No									
	Divide	No									

### Register result status:

Clock		F0	F2	F4	F6	F8	F10	F12	...	F30
62	FU									

## Tomasulo Algorithm

---

- For IBM 360/91 about 3 years after CDC 6600 (1966)
- Goal: High Performance without special compilers
- Differences between IBM 360 & CDC 6600 ISA
  - IBM has only 2 register specifiers/instr vs. 3 in CDC 6600
  - IBM has 4 FP registers vs. 8 in CDC 6600
  - IBM has memory-register ops
- Why Study? lead to Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604, ...


## Tomasulo Algorithm vs. Scoreboard

---

- Control & buffers **distributed** with Function Units (FUs) vs. centralized in scoreboard
  - FU buffers called **Reservation Stations (RS)** have pending operands
- Registers in instructions replaced by values or pointers to RS (called **register renaming**)
  - Avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, **not through registers**, over **Common Data Bus** that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well



## Tomasulo Organization



## Three Stages of Tomasulo Algorithm

1. **Issue**—get instruction from FP Op Queue
    - If reservation station free (no structural hazard),
      - ✓ Control issues instr & sends operands (renames registers)
  2. **Execution**—operate on operands (EX)
    - When both operands ready then execute
    - If not ready, watch Common Data Bus for result
  3. **Write result**—finish execution (WB)
    - Write on Common Data Bus to all awaiting units
    - Mark reservation station available
- Normal data bus: data + destination (“go to” bus)
  - Common data bus: data + source (come from bus)
    - 64 bits of data + 4 bits of Functional Unit source address
    - Write if matches expected Functional Unit (produces result)
    - Does the broadcast

## Tomasulo vs. Scoreboard

(IBM 360/91 vs. CDC 6600)

Pipelined Functional Units (6 load, 3 store, 3 +, 2 x/÷)	Multiple Functional Units (1 load/store, 1 +, 2 x, 1 ÷)
window size: $\leq 14$ instructions	$\leq 5$ instructions
No issue on structural hazard	same
WAR: renaming avoids	stall completion
WAW: renaming avoids	stall issue
Broadcast results from FU	Write/read registers
Control: reservation stations	central scoreboard

## Review: Dynamic HW Techniques for out-of-order execution

- HW exploitation of ILP
  - Works when can't know dependence at compile time
  - Code for one machine runs well on another
- Scoreboard (CDC 6600 in 1963)
  - Centralized control structure
  - No register renaming, no forwarding
  - Pipeline stalls for WAR and WAW hazards
- Reservation stations (IBM 360/91 in 1966)
  - Distributed control structures
  - **Implicit** renaming of registers (dispatched pointers)
  - WAR and WAW hazards eliminated by register renaming
  - Results broadcast to all reservation stations for RAW

## Reservation Station Components

- **Op**: Operation to perform in the unit (e.g., + or -)
  - **Vj, Vk**: Value of Source operands
    - Store buffers has V field, result to be stored
  - **Qj, Qk**: Reservation stations producing source registers (value to be written)
    - Note: No ready flags as in Scoreboard; Qj, Qk=0 => ready
    - Store buffers only have Qi for RS producing result
  - **Busy**: Indicates reservation station or FU is busy
- 
- **Register result status**
    - Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

## Tomasulo Example

### Instruction status:

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2			Load1	No
LD	F2	45+	R3			Load2	No
MULTD	F0	F2	F4			Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
	Mult2	No					

### Register result status:

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
0										

## Tomasulo Example Cycle 1

### Instruction status:

Instruction	j	k	Exec		Write	Load1	Busy Address	
			Issue	Comp Result			Yes	Address
LD	F6	34+	R2	1		Yes	34+R2	
LD	F2	45+	R3			No		
MULTD	F0	F2	F4			No		
SUBD	F8	F6	F2			No		
DIVD	F10	F0	F6			No		
ADDD	F6	F8	F2			No		

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
Add1	No						
Add2	No						
Add3	No						
Mult1	No						
Mult2	No						

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
1	FU			Load1					

## Tomasulo Example Cycle 2

### Instruction status:

Instruction	j	k	Exec		Write	Load1	Busy Address	
			Issue	Comp Result			Yes	Address
LD	F6	34+	R2	1		Yes	34+R2	
LD	F2	45+	R3	2		Yes	45+R3	
MULTD	F0	F2	F4			No		
SUBD	F8	F6	F2			No		
DIVD	F10	F0	F6			No		
ADDD	F6	F8	F2			No		

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
Add1	No						
Add2	No						
Add3	No						
Mult1	No						
Mult2	No						

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
2	FU	Load2			Load1				

**Note: Unlike 6600, can have multiple loads outstanding**

## Tomasulo Example Cycle 3

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address
			Issue	Comp	Result		
LD	F6	34+	R2	1	3	Load1	Yes 34+R2
LD	F2	45+	R3	2		Load2	Yes 45+R3
MULTD	F0	F2	F4	3		Load3	No
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
Add1		No					
Add2		No					
Add3		No					
Mult1	Yes	MULTD		R(F4)		Load2	
Mult2	No						

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
3									
			Mult1	Load2		Load1			

- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard

## Tomasulo Example Cycle 4

**Instruction status:**

Instruction	j	k	Exec Write			Busy	Address	
			Issue	Comp	Result			
LD	F6	34+	R2	1	3	4	Load1	No
LD	F2	45+	R3	2	4		Load2	Yes 45+R3
MULTD	F0	F2	F4	3			Load3	No
SUBD	F8	F6	F2	4				
DIVD	F10	F0	F6					
ADDD	F6	F8	F2					

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
Add1	Yes	SUBD		M(A1)			Load2
Add2	No						
Add3	No						
Mult1	Yes	MULTD		R(F4)		Load2	
Mult2	No						

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
4									
			Mult1	Load2		M(A1)	Add1		

- Load2 completing; what is waiting for Load1?

## Tomasulo Example Cycle 5

**Instruction status:**

Instruction	j	k	Issue	Exec		Write	Load1	Load2	Load3	Busy	Address
				Comp	Result						
LD	F6	34+	R2	1	3	4				No	
LD	F2	45+	R3	2	4	5				No	
MULTD	F0	F2	F4	3						No	
SUBD	F8	F6	F2	4							
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2								

**Reservation Stations:**

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
2	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	No					
	Add3	No					
10	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD	M(A1)	Mult1		

**Register result status:**

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
		5	Mult1	M(A2)		M(A1)	Add1	Mult2		

## Tomasulo Example Cycle 6

**Instruction status:**

Instruction	j	k	Issue	Exec		Write	Load1	Load2	Load3	Busy	Address
				Comp	Result						
LD	F6	34+	R2	1	3	4				No	
LD	F2	45+	R3	2	4	5				No	
MULTD	F0	F2	F4	3						No	
SUBD	F8	F6	F2	4							
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6							

**Reservation Stations:**

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD	M(A1)	Mult1		

**Register result status:**

Clock	FU	F0	F2	F4	F6	F8	F10	F12	...	F30
		6	Mult1	M(A2)		Add2	Add1	Mult2		

• Issue ADDD here vs. scoreboard?

## Tomasulo Example Cycle 7

**Instruction status:**

Instruction	j	k	R2	Exec Write			Load1	Load2	Load3	Busy	Address
				Issue	Comp	Result					
LD	F6	34+	R2	1	3	4				No	
LD	F2	45+	R3	2	4	5				No	
MULTD	F0	F2	F4	3						No	
SUBD	F8	F6	F2	4	7						
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6							

**Reservation Stations:**

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
0	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
8	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
7		Mult1	M(A2)		Add2	Add1	Mult2		

- Add1 completing; what is waiting for it?

## Tomasulo Example Cycle 8

**Instruction status:**

Instruction	j	k	R2	Exec Write			Load1	Load2	Load3	Busy	Address
				Issue	Comp	Result					
LD	F6	34+	R2	1	3	4				No	
LD	F2	45+	R3	2	4	5				No	
MULTD	F0	F2	F4	3						No	
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6							

**Reservation Stations:**

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
	Add1	No					
2	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
7	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
8		Mult1	M(A2)		Add2	(M-M)	Mult2		

## Tomasulo Example Cycle 9

**Instruction status:**

Instruction	j	k	Issue	Exec		Write	Load1	Load2	Load3	Busy	Address
				Comp	Result						
LD	F6	34+	R2	1	3	4				No	
LD	F2	45+	R3	2	4	5				No	
MULTD	F0	F2	F4	3						No	
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6							

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
1	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
6	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD	M(A1)	Mult1		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
9	Mult1	M(A2)		Add2	(M-M)	Mult2			

## Tomasulo Example Cycle 10

**Instruction status:**

Instruction	j	k	Issue	Exec		Write	Load1	Load2	Load3	Busy	Address
				Comp	Result						
LD	F6	34+	R2	1	3	4				No	
LD	F2	45+	R3	2	4	5				No	
MULTD	F0	F2	F4	3						No	
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10						

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
	Add1	No					
0	Add2	Yes	ADDD	(M-M)	M(A2)		
	Add3	No					
5	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD	M(A1)	Mult1		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
10	Mult1	M(A2)		Add2	(M-M)	Mult2			

- Add2 completing; what is waiting for it?



## Tomasulo Example Cycle 11

**Instruction status:**

Instruction	j	k	Exec Write			Load1	Load2	Load3	Busy	Address
			Issue	Comp	Result					
LD	F6	34+	R2	1	3	4			No	
LD	F2	45+	R3	2	4	5			No	
MULTD	F0	F2	F4	3					No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				

**Reservation Stations:**

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
4 Mult1	Yes	Yes	MULTD	M(A2)	R(F4)		
Mult2	Yes	Yes	DIVD		M(A1)	Mult1	

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
11		Mult1	M(A2)		(M-M+N)	(M-M)	Mult2		

- Write result of ADDD here vs. scoreboard?
- All quick instructions complete in this cycle!

## Tomasulo Example Cycle 12

**Instruction status:**

Instruction	j	k	Exec Write			Load1	Load2	Load3	Busy	Address
			Issue	Comp	Result					
LD	F6	34+	R2	1	3	4			No	
LD	F2	45+	R3	2	4	5			No	
MULTD	F0	F2	F4	3					No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				

**Reservation Stations:**

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
3 Mult1	Yes	Yes	MULTD	M(A2)	R(F4)		
Mult2	Yes	Yes	DIVD		M(A1)	Mult1	

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
12		Mult1	M(A2)		(M-M+N)	(M-M)	Mult2		

## Tomasulo Example Cycle 13

### Instruction status:

Instruction	j	k	Exec Write			Load1	Load2	Load3	Busy	Address
			Issue	Comp	Result					
LD	F6	34+	R2	1	3	4			No	
LD	F2	45+	R3	2	4	5			No	
MULTD	F0	F2	F4	3					No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
2 Mult1	Yes	MULTD	M(A2)	R(F4)			
Mult2	Yes	DIVD		M(A1)	Mult1		

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
13									
FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

## Tomasulo Example Cycle 14

### Instruction status:

Instruction	j	k	Exec Write			Load1	Load2	Load3	Busy	Address
			Issue	Comp	Result					
LD	F6	34+	R2	1	3	4			No	
LD	F2	45+	R3	2	4	5			No	
MULTD	F0	F2	F4	3					No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				

### Reservation Stations:

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
1 Mult1	Yes	MULTD	M(A2)	R(F4)			
Mult2	Yes	DIVD		M(A1)	Mult1		

### Register result status:

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
14									
FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

## Tomasulo Example Cycle 15

**Instruction status:**

Instruction	j	k	R2	Exec Write			Load1	Load2	Load3	Busy	Address
				Issue	Comp	Result					
LD	F6	34+	R2	1	3	4				No	
LD	F2	45+	R3	2	4	5				No	
MULTD	F0	F2	F4	3	15					No	
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
Add1		No					
Add2		No					
Add3		No					
0 Mult1	Yes		MULTD	M(A2)		R(F4)	
Mult2	Yes		DIVD		M(A1)		Mult1

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
15									
FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

## Tomasulo Example Cycle 16

**Instruction status:**

Instruction	j	k	R2	Exec Write			Load1	Load2	Load3	Busy	Address
				Issue	Comp	Result					
LD	F6	34+	R2	1	3	4				No	
LD	F2	45+	R3	2	4	5				No	
MULTD	F0	F2	F4	3	15	16				No	
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5							
ADDD	F6	F8	F2	6	10	11					

**Reservation Stations:**

Time	Name	Busy	Op	S1 Vj	S2 Vk	RS Qj	RS Qk
Add1		No					
Add2		No					
Add3		No					
Mult1	No						
40 Mult2	Yes		DIVD	M*F4	M(A1)		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
16									
FU	M*F4	M(A2)		(M-M+N)	(M-M)	Mult2			

## Faster than light computation (skip a couple of cycles)

## Tomasulo Example Cycle 55

### Instruction status:

Instruction	<i>j</i>	<i>k</i>	<i>Exec Write</i>			Load1	Load2	Load3	Busy	Address
			<i>Issue</i>	<i>Comp</i>	<i>Result</i>					
LD	F6	34+	R2	1	3	4			No	
LD	F2	45+	R3	2	4	5			No	
MULTD	F0	F2	F4	3	15	16			No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6	10	11				

### Reservation Stations:

Time	Name	Busy	Op	<i>S1</i>	<i>S2</i>	<i>RS</i>	<i>RS</i>
				<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					
	Add3	No					
	Mult1	No					
1	Mult2	Yes	DIVD	M*F4	M(A1)		

### Register result status:

Clock		<i>F0</i>	<i>F2</i>	<i>F4</i>	<i>F6</i>	<i>F8</i>	<i>F10</i>	<i>F12</i>	...	<i>F30</i>
55	FU	M*F4	M(A2)		(M-M+N)	(M-M)	Mult2			

## Tomasulo Example Cycle 56

**Instruction status:**

Instruction	j	k	R2	Exec			Write	Busy	Address
				Issue	Comp	Result			
LD	F6	34+	R2	1	3	4		Load1	No
LD	F2	45+	R3	2	4	5		Load2	No
MULTD	F0	F2	F4	3	15	16		Load3	No
SUBD	F8	F6	F2	4	7	8			
DIVD	F10	F0	F6	5	56				
ADDD	F6	F8	F2	6	10	11			

**Reservation Stations:**

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
Mult1		No					
0 Mult2		Yes	DIVD	M*F4	M(A1)		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
56		M*F4	M(A2)		(M-M+N)	(M-M)	Mult2		

- Mult2 is completing; what is waiting for it?

## Tomasulo Example Cycle 57

**Instruction status:**

Instruction	j	k	R2	Exec			Write	Busy	Address
				Issue	Comp	Result			
LD	F6	34+	R2	1	3	4		Load1	No
LD	F2	45+	R3	2	4	5		Load2	No
MULTD	F0	F2	F4	3	15	16		Load3	No
SUBD	F8	F6	F2	4	7	8			
DIVD	F10	F0	F6	5	56	57			
ADDD	F6	F8	F2	6	10	11			

**Reservation Stations:**

Time	Name	Busy	Op	S1	S2	RS	RS
				Vj	Vk	Qj	Qk
Add1		No					
Add2		No					
Add3		No					
Mult1		No					
Mult2		Yes	DIVD	M*F4	M(A1)		

**Register result status:**

Clock	F0	F2	F4	F6	F8	F10	F12	...	F30
56		M*F4	M(A2)		(M-M+N)	(M-M)	Result		

- Once again: In-order issue, out-of-order execution and completion.

## Tomasulo Example Cycle 62

*Instruction status:*

Instruction	j	k	Read			Exec			Write		
			Issue	Oper	Comp	Result	Issue	Comp	Result	Issue	Comp
LD	F6	34+	R2	1	2	3	4	1	3	4	
LD	F2	45+	R3	5	6	7	8	2	4	5	
MULTD	F0	F2	F4	6	9	19	20	3	15	16	
SUBD	F8	F6	F2	7	9	11	12	4	7	8	
DIVD	F10	F0	F6	8	21	61	62	5	56	57	
ADDD	F6	F8	F2	13	14	16	22	6	10	11	

- Why take longer on scoreboard/6600?
  - Structural Hazards
  - Lack of forwarding

## Reducing Branch Penalties

### ■ Dealing with branches

#### → Static Schemes

- ✓ The action taken does not depend on the dynamic behavior of the branch

#### → Dynamic Schemes

- ✓ Hardware dynamically predict the outcome of a branch
  - ✱ The prediction will change if the branch changes its behavior while the program is running

## Branch-Prediction Buffers

### One-bit Prediction Scheme

- Is a small memory (**BHT** - Branch History Table) indexed by the lower portion of the address of the branch instruction
  - The memory contains a bit that says whether the branch was recently taken or not
  - It has no tag
    - ✓ It may have been put there by another branch (that has the same low-order address bits)
  - The prediction is a hint that is presumed to be correct, and fetching begins in the predicted direction
    - ✓ If the hint turns out to be wrong, the prediction bit is inverted and stored back

## Branch-Prediction Buffers

### One-bit Prediction Scheme

- Consider a loop branch whose behavior is taken nine times in a row, then not taken once. What is the prediction accuracy for this branch, assuming the prediction bit for this branch remains in the prediction buffer?

Branch	Prediction
Taken	?
Taken	Taken
Taken	Taken
...	Taken
Taken	Taken
Not taken	Taken
Taken	Not taken
Taken	Taken
Taken	Taken
...	Taken
Taken	Taken
Not taken	Taken
Taken	Not taken
Taken	Taken
Taken	Taken
...	...


- The prediction accuracy for this branch that is taken 90% of the time is only **80%** (two incorrect predictions and eight correct ones).

## Branch-Prediction Buffers

### Two-bit Prediction Scheme

- A prediction must miss twice before is changed

Branch	Prediction
Taken	?
Taken	?
Taken	Taken
...	Taken
Taken	Taken
Not taken	Taken (miss)
Taken	Taken
Taken	Taken
Taken	Taken
...	Taken
Taken	Taken
Not taken	Taken (miss)
Taken	Taken
Taken	Taken
Taken	Taken
...	...




- The prediction accuracy for this branch that is taken 90% of the time is **90%** (one incorrect predictions and nine correct ones)
- The two-bit scheme is actually a specialization of a more general scheme that has  $n$ -bit saturating counter for each entry in the prediction buffer
  - Studies of  $n$ -bit predictors have shown that two-bit predictors do almost as well, and thus most systems rely on two-bit branch predictors

## Branch Prediction Buffer

- A branch prediction buffer can be implemented as
  - A small special cache accessed with the instruction address during the IF pipe stage
  - A pair of bits attached to each block in the instruction cache and fetched with the instruction
- While this scheme is useful for most pipelines, the DLX pipeline finds out both whether the branch is taken and what the target of the branch is at roughly the same time



## Branch Prediction Buffer



Metodologie di Progettazione Hardware/Software – LS Ing. Informatica

81


## Branch-Target Buffers

- To reduce the branch penalty on DLX, we need to know from what address to fetch by the end of IF
  - If the instruction is a branch and we know what the next PC should be, we can have a branch penalty of zero!
- **Branch-Target Buffer (BTB)**
  - Is a cache that stores the predicted address for the next instruction after a branch
  - It is accessed during the IF stage using the instruction address of the fetched instruction
  - It only stores the predicted-taken branches

Metodologie di Progettazione Hardware/Software – LS Ing. Informatica

82

## Branch-Target Buffers



## Getting CPI < 1

### Issuing Multiple Instructions/Cycle

#### ■ Two variations

##### → Superscalar

- ✓ Varying no. instructions/cycle (1 to 8), scheduled by compiler or by HW (Tomasulo)
- ✓ IBM PowerPC, Sun UltraSparc, DEC Alpha, HP 8000

##### → (Very) Long Instruction Words (V)LIW

- ✓ Fixed number of instructions (4-16) scheduled by the compiler; put ops into wide templates
- ✓ Joint HP/Intel agreement in 1999/2000?
- ✓ Intel Architecture-64 (IA-64) 64-bit address
- ✓ Style: “Explicitly Parallel Instruction Computer (EPIC)”

#### ■ Anticipated success lead to use of **Instructions Per Clock cycle (IPC)** vs. CPI